IN THE CLAIMS

Claims 1-17 (Canceled)

18. (Original) A method, comprising:

partitioning a program into a plurality of groups of instructions;

assigning a group of instructions selected from the plurality of groups of instructions to a plurality of interconnected preselected computation nodes;

loading the group of instructions to the plurality of interconnected preselected computation nodes; and

executing the group of instructions as each one of the instructions in the group of instructions receives all necessary associated operands for execution,

19. (Original) The method of claim 18, wherein at least one computation node included in the plurality of interconnected preselected computation nodes has at least one input port capable of being coupled to at least one preselected first other computation node included in the plurality of interconnected preselected computation nodes, the input port to receive input data, a first store coupled to the at least one input port to store the input data, a second store coupled to an instruction sequencer, the second store to receive and store the at least one instruction, an instruction wakeup unit to match the input data to the at least one instruction, at least one execution unit to execute the at least one instruction using the input data to produce output data, at least one output port capable of being coupled to at least one second other preselected computation node included in the plurality of interconnected preselected computation nodes, and a router to direct the output data from the at least one output port to the at least one preselected second other computation node.

20. (Original) The method of claim 18, wherein at least one of the plurality of groups of instructions is a basic block.

21. (Original) The method of claim 18, wherein at least one of the plurality of groups of

instructions is a hyperblock.

22. (Original) The method of claim 18, wherein at least one of the plurality of groups of instructions is a superblock.

23. (Original) The method of claim 18, wherein at least one of the plurality of groups of instructions is an instruction trace constructed by a hardware trace construction unit at run time.

24. (Original) The method of claim 18, wherein loading the group of instructions to the plurality of interconnected preselected computation nodes includes:

sending at least two instructions selected from the group of instructions from an instruction sequencer to a selected computation node included in the plurality of interconnected preselected computation nodes for storage in a store.

25. (Original) The method of claim 18, wherein executing the group of instructions as each one of the instructions in the group of instructions receives all necessary associated operands for execution includes:

matching at least one instruction selected from the group of instructions with at least one operand received from an other computation node included in the plurality of interconnected preselected computation nodes.

26. (Original) The method of claim 18, wherein loading the group of instructions to the plurality of interconnected preselected computation nodes includes:

sending a first set of instructions selected from a first group of instructions selected from the plurality of groups of instructions from an instruction sequencer to the plurality of interconnected preselected computation nodes for storage in a first frame included in a first computation node included in the plurality of interconnected preselected computation nodes; and

sending a second set of instructions selected from the first group of instructions from the instruction sequencer to the plurality of interconnected preselected computation nodes for storage

in a second frame included in the first computation node.

27. (Original) The method of claim 18, wherein assigning a group of instructions selected from the plurality of groups of instructions to a plurality of interconnected preselected computation nodes includes:

assigning a first group of instructions to a first set of frames included in the plurality of interconnected preselected computation nodes;

assigning a second group of instructions to a second set of frames included in the plurality of interconnected preselected computation nodes, wherein the first group and the second group of instructions are capable of concurrent execution, and wherein at least one output datum associated with the first group of instructions is written to a register file and passed directly to the second group of instructions for use as an input datum by the second group of instructions.

28. (Currently Amended) An article comprising a machine-accessible medium having associated information ~~data~~, wherein the information ~~data~~, when accessed, results in a machine performing:

partitioning a program into a plurality of groups of instructions;

assigning a group of instructions selected from the plurality of groups of instructions to a plurality of interconnected preselected computation nodes;

loading the group of instructions to the plurality of interconnected preselected computation nodes; and

executing the group of instructions as each one of the instructions in the group of instructions receives all necessary associated operands for execution.

29. (Original) The article of claim 28, wherein partitioning the program into the plurality of groups of instructions is performed by a compiler.

30. (Original) The article of claim 28, wherein partitioning the program into the plurality of

groups of instructions is performed by a run-time trace mapper.

31. (Currently Amended) The article of claim 28, wherein the machine-accessible medium further includes information ~~data~~, which when accessed by the machine, results in the machine performing:

statically assigning all of the plurality of groups of instructions for execution.

32. (Currently Amended) The article of claim 31, wherein the machine-accessible medium further includes information ~~data~~, which when accessed by the machine, results in the machine performing:

dynamically issuing one or more instructions from at least one of the plurality of groups of instructions for execution.

33. (Currently Amended) The article of claim 28, wherein the machine-accessible medium further includes information ~~data~~, which when accessed by the machine, results in the machine performing:

generating a wakeup token to reserve an output data channel to connect selected computation nodes included in the plurality of interconnected preselected computation nodes.

34. (Currently Amended) The article of claim 28, wherein the machine-accessible medium further includes information ~~data~~, which when accessed by the machine, results in the machine performing:

detecting execution termination of the group of instructions including an output having architecturally visible data; and

committing the architecturally visible data to a register file.

35. (Currently Amended) The article of claim 28, wherein the machine-accessible medium further includes information ~~data~~, which when accessed by the machine, results in the machine performing:

detecting execution termination of the group of instructions including an output having architecturally visible data; and

committing the architecturally visible data to a memory.

36. (Currently Amended) The article of claim 28, wherein the machine-accessible medium further includes information ~~data~~, which when accessed by the machine, results in the machine performing:

routing an output datum arising from executing the group of instructions to a consumer node included in the plurality of interconnected preselected computation nodes, wherein the address of the consumer node is included in a token associated with at least one instruction included in the group of instructions.